Products

What is

GA 4666

?

+
The GA 4666 is a two-stage self-biased wide band monolithic low noise amplifier.The circuit is manufactured with a standard pHEMT process: 0.25um gate length, viaholes through the substrate, air bridges and electron beam gate lithography. lt is supplied inlead-free package.
div[class^="e_richText"] .table table.buyao td {border:none !important;}

The GA 4666 is a two-stage self-biased wide band monolithic low noise amplifier.The circuit is manufactured with a standard pHEMT process: 0.25um gate length, viaholes through the substrate, air bridges and electron beam gate lithography. lt is supplied inlead-free package.

Main Features

● Broadband performance 8-18GHz
● 2.0dB noise figure
● 15dBm power at 1dB compression
● 23dB gain
● Low DC power consumption
● 16L-QFN3X3 SMD package

Main Electrical Characteristics

Tamb.=+25°C,Vd1=Vd2=+5V,P1& N2=GND

Symbol Parameter Min Typ Max Unit
Freg Frequency range 8   18 GHz
NF Noise Figure   1.8 2 dB
G Gain 21 22 23 dB
IP3 3rd order intercept point   26   dBm
S11 Input return loss (2) -17.86 -16   dB
S22 Output return loss (2)   -16 -12 dB
IP3 3rd order intercept point   26   dBm
P1dB Output power at 1 dB gain comp (2)(3) 13 15 16 dBm
Vd1, 2 Drain bias voltage   6   V
ld Drain bias current 40 55 70 mA

Absolute Maximum Ratings (1)

Tamb.= +25°C

Symbol Parameter Values Unit
Vd Drain bias voltage 5.5 V
Pin RF input power 10 dBm
Top Operating temperature range -40 to +85 °C
Tj Maximum Junction temperature (2) 175 °C

(1) Operation of this device above anyone of these parameters may cause permanent damage.

(2)Thermal Resistance channel to ground paddle

Recommended Operating Range

Symbol Parameter Values Unit
Vd Drain bias voltage 4 to 5 V
Pin Maximum peak input power overdrive 5 dBm

Temperature Range

Ta Operating temperature range -40 to +95 °C
Tstg Storage temperature range -55 to +150 °C

Gain vs.Frequency

NF vs. Frequency

P-1dB vs .Frequency

Output return loss vs. Frequency(S22)

Input return loss VS.Frequency (S11)

Inquire Now

Note: Please leave your email address, our professionals will contact you as soon as possible!

Related Products

GA9354C


The GA29F040 is a 4-mega bit Flash memory organized as 512K bytes of 8 bits. Flash memories offer the most cost-effective and reliable read/write non volatile random access memory. The GA29F040 is packaged in 32-pin PLCC, TSOP, PDIP. It is designed to be reprogrammed and erased in system or in standard EPROM programmers. The standard GA29F040 offers access time as fast as 55ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the GA29F040 has separate chip enable (CE#) and output enable (OE#) controls. Flash memories augment EPROM functionality with incircuit electrical erasure and programming. The GA29F040 uses a command register to manage this functionality. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility. Flash technology reliably stores memory con- tents even after 100,000 erase and program cycles. The cell is designed to optimize the erase and program mechanisms. In addition, the combi- nation of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The GA29F040 uses a 5.0V 10% VCC supply to per- form the High Reliability Erase and auto Program/ Erase algorithms. The highest degree of latch-up protection is achieved with proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamps on address and data pin from -1V to VCC + 1V.

GA29F040


The GA29F040 is a 4-mega bit Flash memory organized as 512K bytes of 8 bits. Flash memories offer the most cost-effective and reliable read/write non volatile random access memory. The GA29F040 is packaged in 32-pin PLCC, TSOP, PDIP. It is designed to be reprogrammed and erased in system or in standard EPROM programmers. The standard GA29F040 offers access time as fast as 55ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the GA29F040 has separate chip enable (CE#) and output enable (OE#) controls. Flash memories augment EPROM functionality with incircuit electrical erasure and programming. The GA29F040 uses a command register to manage this functionality. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility. Flash technology reliably stores memory con- tents even after 100,000 erase and program cycles. The cell is designed to optimize the erase and program mechanisms. In addition, the combi- nation of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The GA29F040 uses a 5.0V 10% VCC supply to per- form the High Reliability Erase and auto Program/ Erase algorithms. The highest degree of latch-up protection is achieved with proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamps on address and data pin from -1V to VCC + 1V.

Business license

Address: Beijing Tongzhou District Xiji Town, Wanganyuan Innovation Center 1-198